PATENT ABSTRACTS OF JAPAN

(11) Publication number: 62046569 A

(43) Date of publication of application: 28.02.87

(51) Int. CI

H01L 29/78 H01L 29/52 H01L 29/60

(21) Application number: 60185605

(71) Applicant:

TDK CORP

(22) Date of filing: 23.08.85

(72) Inventor:

SASAKI YOSHITAKA

(54) VERTICAL TYPE SEMICONDUCTOR DEVICE AND COPYRIGHT: (C)1987, JPO& Japio MANUFACTURE THEREOF

(57) Abstract:

PURPOSE: To increase withstanding voltage between a source and a drain by forming a groove section to a polycrystalline silicon film for a gate electrode.

CONSTITUTION: A p-type semiconductor layer having structure,in which a V-MOS, a U-MOS and a DSA-MOS are mixed, and shaping a channel region is formed to a projecting shape by shaping a groove, thus deeply forming the p-type semiconductor layer. Since a polycrystalline silicon film 6a for a gate electrode is shaped in the groove section 12, a diffusion in the lateral direction is stopped by the edge of the groove section 12 even when the p-type semiconductor layer 4 is diffused and formed deeply, thus shaping the p-type semiconductor layer 4 deep in the vertical direction and shallow in the lateral direction. Accordingly, an element having narrow channel length, large gm, low ON resistance or large withstanding voltage between a source and a drain can be manufactured.

